#### **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

		WO 00/67922
(51) International Patent Classification 6:	A1	(11) International Publication Number: WO 99/67823
H01L 23/532, 23/528, 21/48, 21/768		(43) International Publication Date: 29 December 1999 (29.12.99)
(21) International Application Number: PCT/IB (22) International Filing Date: 17 June 1999 (		DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT,
(30) Priority Data: 98/07935 23 June 1998 (23.06.98)	1	Published FR With international search report.
(71) Applicants (for all designated States except US):  KLIJKE PHILIPS ELECTRONICS N.V. [NL/N]  newoudseweg 1, NL-5621 BA Eindhoven (NL). ST  ELECTRONICS S.A. [FR/FR]; 7, avenue Gallieni,  Gentilly Cedex (FR).	L]; Gro IMICR	0e- 1O-
(72) Inventors; and (75) Inventors/Applicants (for US only): LOUWERS. [NL/FR]; 850, rue Jean Monnet, F-38926 Cro MARTY, Michel [FR/FR]; 7, avenue Gallieni, Gentilly Cedex (FR).	lles (F	R).
(74) Agent: DUIJVESTIJN, Adrianus, J.; Prof. Ho NL-5656 AA Eindhoven (NL).	lstlaan	6,
(54) Title: INTEGRATED CIRCUIT HAVING A LEVI	EL OF	METALLIZATION OF VARIABLE THICKNESS
(57) Abstract		
An integrated circuit comprising at least one level of metal portions having at least two different thicknesses.	The leve	ization, the level of metallization being provided with tracks and comprising rel of metallization comprises at the same time at least one inductor and at ckness, and the inductor being formed on a portion of large thickness.
		•

#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

Ĺ	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
M	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus ,	ts	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JР	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
СН	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

WO 99/67823 PCT/IB99/01129

Integrated circuit having a level of metallization of variable thickness.

10

15

20

25

The invention relates to an integrated circuit comprising at least one level of metallization, the level of metallization being provided with tracks and comprising metal portions of at least two different thicknesses.

A level of metallization usually comprises metal tracks of small thickness, for example 1 micron, and small width, for example 1 micron. These metal tracks are used to transfer logic data. To manufacture inductors with an inductance of several nanohenrys, a separate level of metallization may be provided which is employed only for this purpose. In order to reduce the resistance of these inductors, particularly the direct-current resistance, use is made of inductors having a large width of, for example,  $20~\mu m$ , and a large thickness of, for example,  $2.5~\mu m$ .

However, it is rather unsatisfactory to use a level of metallization only for inductors as a large area of this level of metallization remains unused. For this reason it would be desirable to take measures enabling said level of metallization to also comprise tracks for the transfer of logic data, said tracks having a small width. However, it is very difficult to manufacture tracks which are narrow and thick.

It is an object of the present invention to provide an integrated circuit having a level of metallization comprising both an inductor and a track for, for example, transfer of logic data.

To achieve this, the integrated circuit in accordance with the invention is characterized in that the level of metallization comprises at the same time at least one inductor and at least one track, the track being formed on a portion of small thickness, and the inductor being formed on a portion of large thickness.

The coupling between the turns of wire of the inductor is only slightly affected by the profiles of the portions having a large thickness, which include a first part at the bottom of the step having a straight edge and a second concave part.

In an embodiment of the invention, the level of metallization comprises a first metal layer and a second metal layer, which are separated by a stop layer. The second metal layer may have a larger thickness than the first metal layer.

A further object of the invention is to provide a method of manufacturing a level of metallization of an integrated circuit, the level of metallization being provided with tracks. A first metal layer is provided, whereafter a stop layer and a second metal layer are applied. A first mask of a resin is provided on the circuit. The second metal layer is subjected to photoetching down to the stop layer. A second resin mask is deposited on the circuit. The stop layer and the first metal layer are etched, in such a manner that portions comprising the first metal layer and the second metal layer and portions comprising only the first metal layer remain intact.

PCT/IB99/01129

After photoetching the second metal layer, the first mask may be removed or preserved.

In this manner, an integrated circuit is obtained wherein the use of a level of metallization is optimized, which enables the number of levels of metallization to be reduced, resulting in a smaller thickness of the integrated circuit and in a saving in costs owing to the smaller number of process steps, or, the performance of the integrated circuit to be increased if the number of levels of metallization remains unchanged.

These and other aspects of the invention will be apparent from and elucidated, by way of non-limitative example, with reference to the embodiment(s) described hereinafter.

In the drawings:

Figs. 1a through 1f are diagrammatic, cross-sectional views of a method in accordance with the invention; and

Figs. 2a through 2f show a modification of the preceding Figures.

25

30

15

As shown in Fig. 1a, a first metal layer 2 is deposited, in a thickness of approximately 1 µm, on the upper dielectric layer 1 of an integrated circuit. Subsequently, a stop layer 3 having a small thickness of, for example, 300 Å is deposited on the first metal layer 2. This stop layer 3 may be made from titanium or titanium nitride. Next, a second metal layer 4, having a thickness of for example 2 µm, is deposited.

In the step shown in Fig. 1b, a first resin mask 5 is provided on the second metal layer 4. The areas protected by the mask 5 are defined by means of a photorepeater.

Fig. 1c shows that the second metal layer 4 is subjected to an etching process, i.e. an isotropic wet etching process. By means of said wet etching process the second metal

layer 4 can be removed, with the exception of the regions protected by the mask 5. However, the regions 6 of the second metal layer 4 adjoining the lateral edges 5a of the mask 5 are subject to erosion during said wet etching process. This erosion results in a concave lateral edge of the second metal layer 4. Etching stops at the stop layer 3 by virtue of the selectivity of the process with respect to a titanium nitride layer. In this manner the future portions of large thickness of the level of metallization of the integrated circuit are defined.

Fig. 1d shows that, subsequently, the mask 5 is removed.

10

15

20

25

30

Next, a second resin mask 8 is provided, see Fig. 1e. This mask 8 covers the regions previously covered by the first mask 5, which regions are used to form the portions of large thickness, and it covers other, previously etched, regions which serve to form portions of small thickness. Next, the integrated circuit is etched in a plasma-anisotropic process, so that the regions of the stop layer 3 and the first metal layer 2 which are not protected by the mask 8 are removed. As described hereinabove, the resin mask 8 is subsequently removed.

As shown in Fig. 1f, two types of patterns are obtained. A first type is formed by the portions of large thickness 9, which are composed of the first metal layer 2, the stop layer 3 and the second metal layer 4, and a second type is formed by portions of small thickness 10 which are composed only of the first metal layer 2 and the stop layer 3, the plasma-etching process having stopped at the dielectric layer 1. The portions of large thickness 9 may be used as inductors having a thickness above 3  $\mu$ m and a width of the order of 20  $\mu$ m, while the portions of small thickness 10 constitute tracks of a logic circuit, their thickness and width ranging between 1 and 1.5  $\mu$ m.

It is noted that the concave edges 7 of the portions of large thickness 9 have not been modified by the plasma-etching step because they were covered with the second resin mask 8, see Fig. 1e. As a result, the portions of large thickness 9 comprise an edge having a complex profile, i.e. the concave edge 7 at the level of the second metal layer 4 and a straight edge 11 at the level of the first metal layer 2. This arrangement does not present any drawback in terms of reduction of the section of portion 9, because the surface of the region 6 where the metal of the layer 4 has been removed is very small with respect to the whole of the portion of large thickness 9.

As a matter of fact, it is assumed that the width of the region 6 will be smaller than or equal to the thickness of the second metal layer 4 wherein it has been formed. The portion of large thickness 9 will have maximally lost, at its top part, a part of its width which corresponds to approximately twice the thickness of the second metal layer 4. The resistance value is not significantly increased thereby. An advantage of a profile having two slopes is that

it has an obtuse angle at the top of the step. By virtue of this characteristic, the concentration of stresses in the upper passivating layer of the circuit is limited. In short, this method enables inductors having a very large thickness, of for example, 4 µm to be obtained, which cannot be manufactured in a single metal layer since etching of such a layer would require the deposition of a resin layer in a thickness equal to that of the inductor, which could not be insulated in a suitable manner.

In practice, this method can be used in combination with a first metal layer having a thickness ranging between 0.6 and 1  $\mu$ m and a second metal layer having a thickness ranging between 1 and 4  $\mu$ m.

The deposition of the three layers, i.e. first metal layer, stop layer and second metal layer, can be carried out one after the other, thereby achieving substantial savings in the production process.

10

15

20

25

The embodiment shown in Figs. 2a through 2f is similar to the preceding embodiment, with the exception that the first resin mask 5, which is shown for example in Fig. 2c and which protects the second metal layer 4, is not removed but preserved for the following step shown in Fig. 2d wherein the second resin mask 8 is deposited and, subsequently, developed in a second photolithographic step, which results in the circuit shown in Fig. 2e.

This modification of the method enables the precision of the etching process to be increased. As a matter of fact, the portion of large thickness 9 is defined only by the first mask 5, while the portions of small thickness 10 are defined only by the second mask 8. In this manner, any mistake in repositioning the photorepeater during the development of the second mask is avoided, which mistake could cause a relative displacement of the first metal layer 2 and the second metal layer 4 forming the portions of large thickness 9.

By virtue of the invention, an integrated circuit is obtained having metal portions of different thicknesses for the same level of metallization, which enables a better use of said level of metallization.

CLAIMS:

- 1. An integrated circuit comprising at least one level of metallization, the level of metallization being provided with tracks and comprising metal portions (9, 10) of at least two different thicknesses, characterized in that the level of metallization comprises at the same time at least one inductor and at least one track, the track being formed on a portion of small thickness (10), and the inductor being formed on a portion of large thickness (9).
- 2. A circuit as claimed in claim 1, characterized in that the portion of large thickness (9) comprises a first part having a straight edge (11) and a second part having a concave edge (7).

10

- 3. A circuit as claimed in any one of the preceding claims, characterized in that the level of metallization comprises a first metal layer and a second metal layer, which are separated by a stop layer (3).
- A circuit as claimed in claim 3, characterized in that the thickness of the second metal layer (4) is larger than the thickness of the first metal layer (2).
  - 5. A method of manufacturing a level of metallization of an integrated circuit, the level of metallization being provided with tracks, according to which method, a first metal layer is deposited, a stop layer is deposited, a second metal layer is deposited, a first resin mask is deposited, the second metal layer is photoetched down to the stop layer, a second resin mask is deposited, and the stop layer and the first metal layer are photoetched in such a manner that portions comprising the first metal layer and the second metal layer and portions comprising only the first metal layer remain intact.


25

20

6. A method as claimed in claim 5, wherein the first mask is removed after the second metal layer has been subjected to a photoetching process.

7. A method as claimed in claim 5, wherein the first mask is preserved after the second metal layer has been subjected to a photoetching process.

WO 99/67823 PCT/IB99/01129



2/3




FIG. 1f




FIG. 2a




FIG. 2b




FIG. 2c




FIG. 2d




FIG. 2e




FIG. 2f

#### INTERNATIONAL SEARCH REPORT

in .ational Application No PCT/IB 99/01129

a. classif IPC 6	FICATION OF SUBJECT MATTER H01L23/532 H01L23/528 H01L21/	48 H01L21/768	
According to	o International Patent Classification (IPC) or to both national classifi	cation and IPC	
B. FIELDS	SEARCHED		
Minimum do IPC 6	cumentation searched (classification system followed by classification sys	tion symbols)	·
	tion searched other than minimum documentation to the extent that		
Electronic d	lata base consulted during the international search (name of data b	pase and, where practical, search terms used	
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	relevant passages	Relevant to daim No.
X	EP 0 471 376 A (TOKYO SHIBAURA 6 CO) 19 February 1992 (1992-02-19) column 1, line 1 - line 31 column 5, line 24 - column 6, figures 4A-C	9)	1,3-7
X	EP 0 706 211 A (ITT IND GMBH DE) 10 April 1996 (1996-04-10) figure 5	UTSCHE)	1
X	US 5 652 157 A (HIRANO MAKOTO 29 July 1997 (1997-07-29) column 1, line 18 - line 55 column 22, line 20 - column 23 column 23, line 49 - column 24 figures 35-39,43	, line 4	1,2
		-/	
X Fu	inther documents are listed in the continuation of box C.	Patent family members are lister	d in annex.
"A" docur cons	categories of cited documents:  ment defining the general state of the art which is not sidered to be of particular relevance or document but published on or after the international grate	"T" later document published after the imor priority date and not in conflict with cited to understand the principle or trinvention  "X" document of particular relevance; the	h the application but heory underlying the claimed invention
"L" docur whice citate	ment which may throw doubts on priority claim(s) or ch is cited to establish the publication date of another tion or other special reason (as specified) ment referring to an oral disclosure, use, exhibition or er means	cannot be considered novel or canninvolve an inventive step when the cannot be considered to involve an document is combined with one or ments, such combination being obvi	locument is taken alone claimed invention invention step when the nore other such docu-
"P" docui	ment published prior to the international filing date but fithan the priority date claimed	in the art. "&" document member of the same pater	nt family
Date of th	ne actual completion of the international search	Date of mailing of the international s	earch report
	26 July 1999	30/07/1999	
Name an	ed mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL - 2280 HV Rijswijk	Authorized officer	· ————————————————————————————————————
1	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Munnix, S	

## INTERNATIONAL SEARCH REPORT

PCT/IB 99/01129

·	tion) DOCUMENTS CONSIDERED TO BE RELEVANT		
ategory *	Citation of document, with indication, where appropriate, of the relevant passages	Rel	evant to claim No.
	EP 0 778 593 A (CONS RIC MICROELETTRONICA; SGS THOMSON MICROELECTRONICS (IT)) 11 June 1997 (1997-06-11) the whole document		1,5
			•,

### INTERNATIONAL SEARCH REPORT

information on patent family members

PCT/IB 99/01129

Patent document cited in search repor	t	Publication date		atent family nember(s)	Publication date
EP 0471376	A	19-02-1992	JP	4097528 A	30-03-1992
EP 0706211	 A	10-04-1996	DE	4435585 A	11-04-1996
			JP	8181206 A	12-07-1996
US 5652157	Α	29-07-1997	JP	4171823 A	19-06-1992
			JP	4262536 A	17-09-1992
			JP	4262514 A	17-09-1992
			JP	4269829 A	25-09-1992
			JP	2784360 B	06-08-1998
			JP	5041322 A	19-02-1993
			JP	4276608 A	01-10-1992
			JP	5022004 A	29-01-1993
			US	5550068 A	27-08-1996
			US	5639686 A	17-06-1996
			US	5281769 A	25-01-1994
EP 0778593	Α	11-06-1997	NONE		

Form PCT/ISA/210 (patent family annex) (July 1992)